

Discretized Discontinuous Modulation Strategy for Cascaded H-Bridge StatCom

Qingxiang Liu, *Student Member, IEEE*, Ezequiel Rodriguez, *Student Member, IEEE*,
Glen G. Farivar, *Senior Member, IEEE*, Josep Pou, *Fellow, IEEE*
Ramon Leyva, *Senior Member, IEEE*, and Christopher D. Townsend, *Member, IEEE*,

Abstract—This paper proposes a discontinuous modulation (DM) scheme for cascaded H-bridge (CHB) static compensators (StatComs) with star configuration. The proposed DM scheme guarantees zero steady-state active power in each converter phase-arm, even in the presence of severe grid imbalance conditions, thus remaining decoupled from the inter-phase capacitor voltage balancing controller. Moreover, the proposed DM scheme exploits the possibility of clamping to the zero-voltage level, thus providing a more flexible discontinuous operation than conventional DM methods. This involves lower zero-sequence-voltage injection requirements and lower switching losses. The proposed modulation scheme is experimentally corroborated and its performance under different grid voltage conditions is compared with traditional modulation schemes.

Index Terms—Cascaded H-bridge (CHB), discontinuous modulation (DPWM), inter-phase balancing, static compensator (STATCOM), voltage sag, zero-sequence voltage.

I. INTRODUCTION

Static synchronous compensators (StatComs) are well-known devices for grid voltage regulation [1]-[4]. Among different circuit topologies to implement StatComs, the cascaded H-bridge (CHB) converter has been widely adopted due to its modularity, which allows direct connection to a high-voltage electrical network even though the power semiconductors are sized for relatively low blocking voltages [5]-[8]. The aim of obtaining converters with high-efficiency levels is a strong driving force to develop modulation strategies that minimize the number of switching events. In particular, discontinuous modulation (DM) schemes represent an attractive solution where the converter is operated by intentionally

clamping the ac-side voltages to their respective dc-rails [9]-[11].

In three-phase systems with star configuration, DM is achieved by injecting a zero-sequence voltage (ZSV). Determining the clamping phase-arm at any time instant is done based on desired control objectives (normally to minimize the switching losses). The clamped converter phase-arm ceases switching and, consequently, the average switching frequency of the converter can be reduced by a third. The DMs discussed in [9]-[11] consider two-level three-phase voltage source inverters (VSIs) with a common dc-link voltage. Therefore, the instantaneous power generated in each phase-arm by the injected ZSV cancels out in the converter dc-side, thus it remains decoupled from the rest of the control system.

Unlike in VSIs with a common dc-link, the dc-side of each phase-arm in CHB StatComs is implemented with multiple floating capacitors that are regulated and balanced via a closed-loop controller to guarantee stable operation [12], [13]. In the CHB converters, as the dc-link is distributed, the instantaneous power generated in each phase-arm by the injected ZSV is directly transferred to the respective dc-sides. Thus, during unbalanced grid conditions, the injected ZSV affects the capacitor voltages and, in turn, interferes with the inter-phase balancing controller. This phenomenon is particularly noteworthy under strong unbalanced grid voltage conditions, since the required ZSV for DM contains a significant fundamental-frequency component. The DMs in [9]-[11] do not consider inter-phase balancing effects since they are developed for VSIs with a common dc-link, and hence they are not suitable for CHB StatComs. In [14], a DM strategy for CHB StatComs is reported. Several advantages of using DM in CHB StatComs are discussed, but the coupling effects with inter-phase balancing control while operating under unbalanced grid voltage conditions is overlooked.

A problem with a similar nature appears in neutral-point-clamped (NPC) converters as the dc-side consists of two capacitors that have to be balanced [15]-[16]. A DM strategy that selects positive- or negative-ZSV depending on the sign of the neutral-point current and the difference between the two capacitor voltages is proposed in [15]. Approaches in [16] and [17] improve the conventional 60° DM (named as DPWM1 in [9]-[11], and referred to as conventional DM henceforth) for its application in the NPC converter. Particularly, the width of the injected positive- and negative-ZSV pulses is inversely adjusted by processing the difference between the

Manuscript received August 27, 2021; revised December 19, 2021, April 16, 2022; accepted August 19, 2022. This research is supported by the Republic of Singapore's National Research Foundation (NRF) through "Distributed Energy Resource Management System for Energy Grid 2.0" project at Energy Research Institute @ Nanyang Technological University, Singapore.

Qingxiang Liu is with the Energy Research Institute@NTU, Interdisciplinary Graduate Programme, Nanyang Technological University, Singapore 639798, Singapore (e-mail: qingxian001@e.ntu.edu.sg).

Ezequiel Rodriguez and Glen G. Farivar are with the Energy Research Institute@NTU, Nanyang Technological University, Singapore 639798, Singapore (e-mail: ezequiel001@e.ntu.edu.sg; gh_farivar@hotmail.com).

Josep Pou is with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore (e-mail: josep.pou@ieee.org).

Ramon Leyva is with the Departament d'Enginyeria Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, 43007 Tarragona, Spain (e-mail: ramon.leyva@urv.cat).

Christopher D. Townsend is with the Department of Electrical, Electronic and Computer Engineering, University of Western Australia, Crawley WA 6009, Australia (e-mail: chris.townsend@uwa.edu.au).

two capacitor voltages with a proportional controller [16] or by a hysteresis controller [17]. The above methods are not directly applicable to CHB StatComs because of their topological differences, specifically, CHB StatComs have floating capacitors on three individual phase-arms that need to be balanced. Nevertheless, the applied concept to simultaneously achieve voltage balancing and DM in the NPC converters inspires to develop a similar concept for the CHB converters.

This paper identifies and studies the effect of DM on the inter-phase voltage balance of CHB StatComs. The paper proposes a DM scheme for the CHB StatComs that, unlike the conventional DM, does not affect the inter-phase capacitor voltage balance, thus enhancing the converter operation, particularly in the presence of severe grid voltage imbalances. Furthermore, the proposed DM allows clamping to the zero-voltage level, which helps to reduce the root mean square (rms) value of the injected ZSV, and therefore, the capacitor voltage waveforms are less affected. Besides, as clamping to the zero-voltage level occurs when the corresponding phase-arm current is at its peak value, lower switching losses are achieved compared to the conventional DM.

The rest of the paper is organized as follows. Section II revisits the background of CHB StatComs with star configuration, and introduces the proposed control technique. Section III discusses the drawbacks of the conventional DM in CHB StatComs. Then, the proposed DM is introduced as a solution. Experimental results in Section IV compare the performance of the proposed DM with the conventional CM and DM strategies under different unbalanced grid voltage conditions. Section V compares switching losses of the proposed DM with the conventional CM and DM strategies. Finally, Section VI concludes the paper.

II. CHB STATCOMS WITH STAR CONFIGURATION

This section revisits the main circuit relationships in CHB StatComs and introduces the proposed control technique.

A. Main Circuit Relationships

The star-connected CHB StatCom topology is presented in Fig. 1. Each phase-arm of the CHB converter consists of n H-bridge submodules (SMs). The positive ac-side terminals of the converter phase-arms, (a), (b) and (c), are connected to the point of common coupling (PCC) grid voltages $v_{g,a}$, $v_{g,b}$ and $v_{g,c}$ through filtering impedances (L_g , R_g). The dc-side of each H-bridge SM consists of a capacitor with capacitance C . In the star configuration, a ZSV v_Z appears between the ground (neutral point of the grid) and the neutral point of the converter, as Fig. 1 shows.

In the averaged model, the dc- and ac-side SM voltages are related by the modulating signals $\delta_{xj} \in [-1, 1]$ as:

$$\delta_{xj} = \frac{v_{xj}}{v_{dc,xj}}, \quad (1)$$

where $v_{dc,xj}$ and v_{xj} are the dc- and ac-side SM voltages, respectively ($x \in \{a, b, c\}$ refers to the phase-arm index, and $j \in \{1, \dots, n\}$ refers to the SM index within the phase-arm).




Fig. 1. Circuit diagram of a three-phase CHB StatCom with star configuration.

The total dc- and ac-side converter voltages are defined as the per-phase-arm sum of the respective individual voltages, i.e., $v_{dc,x} = \sum_{j=1}^n v_{dc,xj}$ and $v_x = \sum_{j=1}^n v_{xj}$, respectively.

In this paper, the ZSV is defined as follows:

$$v_Z = v_{Zb} + v_{Zd}. \quad (2)$$

where v_{Zb} is a continuous component for inter-phase balancing [12], [13], and v_{Zd} is a piecewise continuous component for discontinuous operation.

Similarly, the total ac-side converter voltages v_x can be decomposed as follows:

$$v_x = v'_x + v_{Zd}, \quad (3)$$

where, according to Fig. 1,

$$v'_x = v_{g,x} + L_g \frac{di_{g,x}}{dt} + R_g i_{g,x} + v_{Zb}, \quad (4)$$

is a continuous voltage waveform since the grid voltages $v_{g,x}$ and grid currents $i_{g,x}$ are sinusoidal.

Note that when using a continuous modulation (CM), $v_{Zd} = 0$. Also, note that v_{Zb} is negligible under balanced grid conditions. However, when grid imbalances occur, v_{Zb} is a fundamental-frequency voltage that guarantees zero active power in each converter phase-arm [12], [13].

Assuming inter-SM capacitor voltage balance, i.e., $v_{dc,xj} = v_{dc,x}/n$ for every j , the dc-link voltages dynamics correspond to:

$$\frac{C}{2n} \frac{dv_{dc,x}^2}{dt} = -v_x i_{g,x}, \quad (5)$$

where it can be observed that v_{Zd} directly affects the dc-link voltages, according to (3).

The modulation index of each converter phase-arm is defined as

$$M_{a,x} = \frac{V'_x}{V_{dc,x,max}}, \quad (6)$$

where V'_x and $V_{dc,x,max}$ represent the amplitude of v'_x and the peak of $v_{dc,x}$, respectively.




Fig. 2. Overview of the CHB StatCom control scheme with peak capacitor voltage regulation.

B. Control Implementation

Fig. 2 shows the closed-loop control block diagram adopted in this paper. It is based on a conventional hierarchical approach where the grid currents are regulated in α - β frame, using two proportional-resonant (PR) controllers, and grid voltage feedforward loops [18]. This controller allows the StatCom to operate in the event of unbalanced grid conditions. Superscripts $+$ and $-$ represent the positive- and negative-sequence components, and subscripts d and q stand for the d - and q -components, respectively (the amplitude conservative dqz -transformation is used in this paper).

The current references $I_q^{*+}, I_d^{*-}, I_q^{*-}$ are given by an upper level controller, while reference i_d^{*+} is calculated to compensate for system losses by processing the error between the average peak square dc-link voltages, i.e., $V_{dc,max,ave}^{*2} = 1/3 \sum_{x=a,b,c} V_{dc,x,max}^{*2}$, and the reference $V_{dc,max}^{*2}$, using a proportional-integral (PI) controller [19], [20]. $V_{dc,x,max}$ is obtained in the Peak Voltage Extraction block using a second-order generalized integrator (SOGI) filter [19].

The Inter-Phase Balancing block in Fig. 2 calculates v_{Zb}^* by processing the differences between the per-phase-arm peak square dc-link voltages ($V_{dc,a,max}^{*2}$ and $V_{dc,b,max}^{*2}$) and the average value $V_{dc,max,ave}^{*2}$ using two PI controllers [12]. Reference v_{Zb}^* is then added to the current controller outputs.

The Inter-SM Balancing block calculates incremental voltages that are added to the references $v_x^{*/n}$ [21] to achieve capacitor voltage balance within a phase-arm. Each incremental voltage is calculated by multiplying the output of a PI with the respective current $i_{g,x}$. Each PI processes the difference between individual capacitor voltage $v_{dc,xj}$ and the average value $v_{dc,x}/n$.

The DM block calculates v_{Zd}^* for discontinuous operation according to the controller outputs and measured capacitor voltages. The design and implementation of this block is the main contribution of this paper and is described in the next section.

III. ZSV INJECTION FOR DM

A. DM Principle

According to (3), at any time instant, the converter voltage v_x can be clamped to either its positive ($v_{dc,x}$) or negative ($-v_{dc,x}$) dc-link voltage by injecting a positive-ZSV (PZSV) or a negative-ZSV (NZSV), respectively. The PZSV and NZSV for phase-arm x are denoted as $v_{Zd,xp}$ and $v_{Zd,xn}$, respectively, and correspond to

$$\begin{cases} v_{Zd,xp} &= v_{dc,x} - v_x', \\ v_{Zd,xn} &= -v_{dc,x} - v_x'. \end{cases} \quad (7)$$

Note that according to (1), when the converter phase-arm x is clamped, $|v_x/v_{dc,x}| = 1$.

To prevent the injected ZSV from causing overmodulation in other phase-arms, the selection of PZSV and NZSV must agree with the following criterion:

$$\begin{cases} v_{Zd,p} &= \min \{v_{Zd,xp}\}, \\ v_{Zd,n} &= \max \{v_{Zd,xn}\}. \end{cases} \quad (8)$$

B. Conventional DM

Under the conventional DM, v_{Zd} is chosen as the minimum magnitude clamping bound, i.e.,

$$v_{Zd} = \begin{cases} v_{Zd,p} & \text{if } v_{Zd,p} < -v_{Zd,n}, \\ v_{Zd,n} & \text{otherwise.} \end{cases} \quad (9)$$

According to (9), the converter phase-arms are clamped by only comparing the magnitudes of $v_{Zd,p}$ and $v_{Zd,n}$.

Fig. 3 shows the waveform and frequency spectrum of v_{Zd} when (9) is implemented. A sampling frequency of 10 kHz and a frequency spacing of 0.5 Hz have been considered to perform the fast Fourier transform (FFT) analysis of v_{Zd} . Using lower sampling frequencies does not significantly affect the harmonic amplitudes within the baseband region of v_{Zd} . Different grid voltage conditions are considered. Particularly, Fig. 3(a) shows a nominal grid condition with converter modulation indices $M_a = 0.9$. Figs. 3(b), (c) and (d) show cases of one-phase,




Fig. 3. Waveforms when using a conventional DM under different grid conditions. (a) Balanced and rated PCC grid voltages with $M_a = 0.9$, (b) grid voltage $v_{g,b}$ drops to 20%, (c) grid voltages $v_{g,b}$ and $v_{g,c}$ drop to 20%, and (d) three-phase grid voltages drop to 20%.

two-phase and three-phase grid voltage drops, respectively. For the sake of illustration, voltage drops in the inductors are neglected, and the three-phase capacitor voltages are regarded as constant and balanced. In Figs. 3 and 4, all the voltages are normalized with respect to the capacitor voltages.

As it can be observed in Figs. 3(a) and (d), under balanced grid voltage conditions, the injected v_{Zd} only contains triplen harmonics (the odd multiples of third harmonics), due to the three-phase symmetry among converter voltages, and thus it does not create any net power during a fundamental period T_g , i.e.,

$$\frac{1}{T_g} \int_0^{T_g} v_{Zd} i_{g,x} dt = 0, \quad (10)$$

for every converter phase-arm. Consequently, the capacitor voltages will not diverge due to v_{Zd} and, hence, the Inter-Phase Balancing block is not affected.

On the other hand, when asymmetric grid voltage conditions emerge, as in Figs. 3(b) and (c), v'_a , v'_b and v'_c are unbalanced and, as a result, the clamping periods are no longer 60° each. This involves that v_{Zd} could contain a significant fundamental-frequency component, as the frequency spectra in Figs. 3(b) and (c) show, which affects the inter-phase balancing, since (10) does not hold. Specifically, the magnitude of the fundamental-frequency component in Figs. 3(b) and (c) is approximately one-third of the nominal value. This unwanted nonnegligible coupling between the Inter-Phase Balancing block and the DM block in Fig. 2 is a drawback of the conventional DM and should be minimized to improve the DM performance.

One more important drawback of the conventional DM is the relatively large magnitude of v_{Zd} needed when the grid voltages are low, as Figs. 3(b), (c) and (d) show. This is because the conventional DM was proposed for two-level VSIs where the converter voltages can only be clamped to $\{+1, -1\}$. However, in the CHB StatCom, the converter voltages can also

be clamped to zero, thus adding an extra degree of freedom to minimize v_{Zd} injection. Note that large v_{Zd} magnitudes significantly affect the capacitor voltage waveforms according to (5), which is not desirable.

C. Proposed Discretized DM

The proposed discretized DM (DDM) addresses the two aforementioned drawbacks of the conventional DM by i) mitigating the interaction with the Inter-Phase Balancing loop and ii) reducing the magnitude of v_{Zd} .

According to (3), the converter voltages can be clamped to zero by injecting a ZSV $v_{Zd} = -v'_x$. Note that this clamping option becomes practical as v'_x amplitude decreases, or equivalently, when the grid voltage v_{gx} amplitude decreases, according to (4). Considering the zero-voltage level involves modifying $v_{Zd,p}$ and $v_{Zd,n}$ in (8) as follows:

$$\begin{cases} v_{Zd,p} &= \min \left\{ v_{Zd,xp}, v_{Zd,x0p} \right\}, \\ v_{Zd,n} &= \max \left\{ v_{Zd,xn}, v_{Zd,x0n} \right\}. \end{cases} \quad (11)$$

where the two virtual states $v_{Zd,x0p}$ and $v_{Zd,x0n}$ correspond to:

$$\begin{cases} v_{Zd,x0p} = \infty, & v_{Zd,x0n} = -v'_x & \text{if } v'_x \geq 0, \\ v_{Zd,x0p} = -v'_x, & v_{Zd,x0n} = -\infty & \text{otherwise.} \end{cases} \quad (12)$$

The proposed DDM uses the two clamping candidates given by (11), i.e., $v_{Zd,p}$ and $v_{Zd,n}$, to generate a v_{Zd} with average zero within a small discretization interval T_d . Specifically, during T_d , the time fraction $D_d T_d$ corresponds to the injection of PZSV $v_{Zd,p}$, while the complementary time fraction $(1 - D_d) T_d$ corresponds to the injection of NZSV $v_{Zd,n}$, i.e.,

$$\begin{aligned} & \int_0^{T_d} v_{Zd} i_{g,x} dt \\ &= \int_0^{D_d T_d} v_{Zd,p} i_{g,x} dt + \int_{D_d T_d}^{T_d} v_{Zd,n} i_{g,x} dt = 0, \end{aligned} \quad (13)$$

where $D_d \in [0, 1]$ denotes duty cycle.




Fig. 4. Waveforms when using the proposed DDM under different grid conditions. (a) Balanced and rated PCC grid voltages with modulation index $M_a = 0.9$, (b) grid voltage $v_{g,b}$ drops to 20%, (c) grid voltages $v_{g,b}$ and $v_{g,c}$ drop to 20%, and (d) three-phase grid voltages drop to 20%.

Note that for small enough T_d , (13) can be approximated as:

$$D_d v_{Zd,p} + (1 - D_d) v_{Zd,n} = 0. \quad (14)$$

Obviously, the smaller T_d is, the more accurate (14) becomes. However, small T_d implies more switching events. To have a relatively fair comparison between the proposed DDM and the conventional DM in terms of the number of switching events, $T_d = T_g/3$ is used in this paper.

According to (14), D_d corresponds to,

$$D_d = \frac{v_{Zd,n}}{v_{Zd,n} - v_{Zd,p}}. \quad (15)$$

Comparing D_d with a triangular carrier waveform, V_{tri} , of frequency $1/T_d$ and range $[0, 1]$, the following definition for v_{Zd} is proposed:

$$v_{Zd} = \begin{cases} v_{Zd,p} & \text{if } D_d > V_{tri}, \\ v_{Zd,n} & \text{otherwise.} \end{cases} \quad (16)$$

Fig. 4 illustrates the main waveforms of the CHB StatCom when the proposed DDM is implemented. The same grid conditions as in Fig. 3 are considered for the sake of comparison. As shown in Fig. 4(a), under nominal grid condition, the frequency spectrum of v_{Zd} under DDM and the conventional DM are very similar. However, when grid voltage imbalances occur, as Figs. 4(b) and (c) depict, the proposed DDM strategy creates a v_{Zd} dominated by a third-harmonic component (since the frequency of V_{tri} has been chosen according to $T_d = T_g/3$), with fundamental component magnitudes well below 10% of the nominal value. Note that




Fig. 5. Experimental setup.

$T_d < T_g/3$ would lead to even lower fundamental voltage magnitudes. In comparison with the conventional DM results in Fig. 3, the fundamental component of v_{Zd} is reduced by more than 70% when the grid voltage of one phase drops, and by more than 95% when two phases experience voltage drops. Moreover, other harmonic magnitudes of v_{Zd} under DDM are also reduced due to the zero-voltage level clamping. For example, the magnitude of the third harmonic of v_{Zd} is reduced by more than 65% when two grid voltages drop, and by more than 90% when three grid voltages drop.

IV. EXPERIMENTAL RESULTS

In this section, experimental results are presented to show the effectiveness of the proposed DDM under various grid voltage conditions. The CHB StatCom prototype used for

TABLE I
EXPERIMENTAL SYSTEM PARAMETERS

Parameters	Value
PCC grid voltage nominal amplitude, V_g	$100\sqrt{2}$ V
Nominal reactive power, Q	2.5 kVAr
Grid angular frequency, ω	100π rad/s
Carrier frequency, f_{sw}	5 kHz
SMs in each phase-arm, n	2
Peak dc-link voltage, $V_{dc,max}$	$1.3V_g$
Capacitance per H-bridge, C	1 mF
Filter inductance, L_g	2 mH

experimental validation consists of two IMPERIX PEH2015 H-bridge converters on each phase-arm. The PCC grid voltages are provided by a GL&EL 15-kVA CINERGIA grid emulator. A B-Box RCP 3.0 from IMPERIX has been used to implement the control shown in Fig. 2. The experimental setup is shown in Fig. 5, and the system parameters are given in Table I. The capacitors have been sized to provide approximately 15% twice-fundamental-frequency capacitor voltage oscillations at the rated operating condition (considering a CM strategy).

Four different cases are studied to evaluate features of the proposed DDM. **Case I:** Transient operation under balanced PCC grid voltages, **Case II:** Single-phase 100% grid voltage sag, **Case III:** Two-phase 100% grid voltage sag, and **Case IV:** Three-phase 80% grid voltage sag.

Case I: Balanced PCC Grid Voltages

Fig. 6 presents the capacitor voltage and grid current waveforms under the proposed DDM for different current transitions. Particularly, Fig. 6(a) presents a transition from 1/3 p.u. to 1 p.u. positive-sequence capacitive current, Fig. 6(b) depicts a transition from 1 p.u. positive-sequence capacitive current to 1 p.u. positive-sequence inductive current, and Fig. 6(c) shows a transition from balanced current operation to unbalanced current operation ($I_d^- = 0.1$ p.u. and $I_q^- = 0.1$ p.u.) when the StatCom is delivering 1 p.u. positive-sequence capacitive current.

As it can be observed, the proposed DDM is able to keep the capacitor voltages well regulated and balanced. Moreover, the different current transitions show fast current responses with settling times below 5 ms. These results demonstrate the effectiveness of the proposed DDM to cope with different grid current requirements.

Case II: One-Phase 100% Voltage Sag

Fig. 7 presents the capacitor voltage and grid current waveforms under the CM, the conventional DM and the proposed DDM, when the grid voltage $v_{g,b}$ experiences a 100% sag, from $t = 0.025$ s to $t = 0.325$ s. As shown, the grid current waveforms are barely affected under these modulation strategies both during the voltage sag occurrence and its restoration. Furthermore, balanced sinusoidal grid currents are delivered during the whole voltage sag period. Despite the similar current waveforms, it is important to point out the noticeable differences in the capacitor voltages evolution. Specifically,




Fig. 6. **Case I:** DDM experimental waveforms for different current transitions at $t = 0.025$ s under balanced grid voltages: (a) 1/3 p.u. to 1 p.u. capacitive current, (b) 1 p.u. positive-sequence capacitive current to 1 p.u. inductive current, and (c) balanced current to unbalanced current.

the capacitor voltages with the conventional DM are highly affected during the transient stages of the voltage sag, and this is because the Inter-Phase Balancing loop is trying to reject the active power disturbance introduced by the fundamental component in v_{zd} . On the other hand, the proposed DDM yields stable capacitor voltages with fast and damped transient response, similar to that achieved with the CM. The proposed DDM is able to keep the individual SM capacitor voltages well balanced during the whole voltage sag event. Regarding the steady-state behavior, it can be observed that the proposed DDM results in lower twice-fundamental-frequency capacitor voltage oscillation on the capacitor voltages than the CM.

Case III: Two-Phase 100% Voltage Sag

Fig. 8 shows the capacitor voltage and grid current waveforms under the CM, the conventional DM, and the proposed DDM, when the grid voltages $v_{g,b}$ and $v_{g,c}$ experience a 100%




Fig. 7. **Case II:** Experimental waveforms when the grid voltage in phase b drops to zero from $t = 0.025$ s to $t = 0.325$ s. (a) PCC grid voltages, (b)-(d) capacitor voltages and grid currents under the CM, the conventional DM, and the proposed DDM, respectively.

sag, from $t = 0.025$ s to $t = 0.325$ s. As it can be observed, when the voltage sag occurs, the conventional DM yields an unstable behavior where the capacitor voltages are not properly controlled and the grid currents are distorted. On the other hand, the proposed DDM exhibits a good transient response and steady-state behavior, both in the capacitor voltages and in the grid currents. It is important to remark that the proposed DDM again achieves a similar transient performance to that of




Fig. 8. **Case III:** Experimental waveforms when the grid voltages in phases b and c drop to zero from $t = 0.025$ s to $t = 0.325$ s. (a) PCC grid voltages, (b)-(d) capacitor voltages and grid currents under the CM, the conventional DM, and the proposed DDM, respectively.

the classic CM, but with the added benefit of lower switching losses inherent to the discontinuous operation, as it will be shown in the next section.

With the intention of emphasizing the advantages of the proposed DDM with respect to the conventional DM, a transient between both modulation strategies has been carried out, during a grid voltage sag. Specifically, a transition at $t = 0.225$ s from the conventional DM to the proposed DDM,




Fig. 9. **Case III**: Experimental waveforms showing a transition from the conventional DM to the proposed DDM when grid voltages in phases b and c are zero, and when the StatCom is processing full capacitive current. (a) PCC grid voltages and, (b) capacitor voltages and grid currents.

when $v_{g,b}$ and $v_{g,c}$ are zero, is presented in Fig. 9. As it can be observed, with the conventional DM, as soon as the grid voltage sag takes place the capacitor voltages become unstable and the grid currents are distorted. After switching to the proposed DDM in the middle of the grid voltage sag, the StatCom quickly recovers its stable operation with balanced capacitor voltages and sinusoidal currents.

Case IV: Three-Phase 80% Voltage Sag

Fig. 10 shows the capacitor voltage and grid current waveforms when the three grid voltages drop to 20% of the nominal value, from $t = 0.025$ s to $t = 0.325$ s. Similarly as in **Case III**, the conventional DM results in an undesirable behavior during the grid voltage sag with distorted grid currents and excessive twice-fundamental-frequency capacitor voltage oscillations. On the other hand, the proposed DDM rides through the three-phase grid voltage sag smoothly, while providing the required balanced sinusoidal grid currents. This is because the proposed DDM has the capability to clamp to the zero-voltage level, while the conventional DM does not.

The above experimental results in Figs. 7-10 demonstrate the effectiveness and superiority of the proposed DDM for CHB StatComs during severe grid voltage sags. Oscilloscope captured results, showing multilevel PWM converter voltages and grid currents, corresponding to Figs. 7(d), 8(d) and 10(d), are given in Figs. 13, 14 and 15, respectively, in the Appendix section.

V. SWITCHING LOSS COMPARISON

This section provides a comparison between the classic CM, the conventional DM, and the proposed DDM, in terms of switching losses.




Fig. 10. **Case IV**: Experimental waveforms when the grid voltages in phases a , b and c drop to 20% of nominal PCC grid voltages. (a) PCC grid voltages, (b)-(d) capacitor voltages and grid currents under the CM, the conventional DM, and the proposed DDM, respectively.

Fig. 11 shows typical StatCom waveforms, under rated positive-sequence inductive current and nominal PCC grid voltages, for the three modulation schemes. The capability of the proposed DDM to use the zero-voltage level is clear from the individual modulating signal ($\delta_{x,j}$) waveforms, and it has been highlighted with a red shading in the figure. Note that when the converter voltages are clamped to the zero-voltage level, their corresponding capacitor voltages remain constant




Fig. 11. Steady-state experimental waveforms under the CM, the conventional DM, and the proposed DDM, under full inductive current and nominal PCC grid voltages.




Fig. 12. Normalized experimental switching loss comparison under nominal PCC grid voltages.

since they are bypassed. The clamping periods to the positive and negative dc-link voltages have been highlighted using a blue shading. Remarkably, the proposed DDM has two more clamping periods than the conventional DM. However, each phase-arm under both the conventional DM and the proposed DDM are clamped a total of $2\pi/3$ rad within a fundamental period. More importantly, the conventional DM clamps the phase-arm with the highest absolute value of converter voltage, which coincides with low absolute value of current, as highlighted with a blue circle in Fig. 11. On the other hand, the proposed DDM can clamp to the zero-voltage level, which coincides with maximum absolute value of current, as highlighted with a red circle in Fig. 11. Significantly, this involves that the phase-arm does not switch when its respective current is at its maximum value, which is a desirable behavior in terms of switching loss reduction.

Fig. 12 shows switching losses comparison results for the three modulation strategies, considering nominal grid voltages, and for different current values from rated capacitive ($I_{pu} = 1$) to rated inductive ($I_{pu} = -1$). Note that switching losses have been calculated according to the expressions given in [22]. The switching losses of CM at $I_{pu} = 1$ have been considered as the base value for comparison purpose. As it can be observed from Fig. 12, the conventional DM and the proposed DDM




Fig. 13. 100% grid voltage sag in phase b when the StatCom is operating at full capacitive current and using the proposed DDM. Channels CH1, 2, and 3 are the PWM converter voltages, and Channels CH4, 5, and 6 are the grid currents.

have less switching losses than the CM, which is expected due to the discontinuous operation. Besides, the proposed DDM has the lowest switching losses, as could be expected, since the phase-arm does not switch when its respective current is around its maximum.

VI. CONCLUSION

This paper has proposed a DDM strategy for CHB StatComs. The proposed DDM combines the benefits of a classic CM and the conventional DM. Specifically, it presents a transient performance as good as the CM offers while reducing the average switching losses. The proposed DDM outperforms the conventional DM, especially in the event of unbalanced grid voltage occurrences, such as grid voltage sags. Moreover, the proposed DDM yields lower switching losses compared to the CM and the conventional DM. The experimental results show that the proposed DDM reduces the twice-fundamental-frequency capacitor voltage oscillations in comparison to the conventional CM, thus allowing to reduce the capacitor size. Furthermore, the experimental results verify excellent performance of the proposed DDM strategy under various grid voltage and current conditions.

APPENDIX

This appendix shows experimental results obtained from the oscilloscope which recorded data have been used to plot Figs. 7, 8, and 10 of this paper.

Fig. 13 shows the oscilloscope captured results corresponding to the experimental results presented in Fig. 7(d). The grid voltage sag lasts for 0.3 s, from t_0 to t_1 . The instants in which the transient occurs is shown zoomed in at the bottom of the figure. Note that the current transient is very fast, and the converter voltage on phase b presents longer zero-voltage level clamping intervals during the grid voltage sag, as expected.

Fig. 14 shows the oscilloscope captured results corresponding to the experimental results presented in Fig. 8(d). Note that again the current transient is very fast and the converter




Fig. 14. 100% grid voltage sag in phases b and c when the StatCom is operating at full capacitive current and using the proposed DDM. Channels CH1, 2, and 3 are the PWM converter voltages, and Channels CH4, 5, and 6 are the grid currents.




Fig. 15. 80% grid voltage sag in the three phases when the StatCom is operating at full capacitive current and using the proposed DDM. Channels CH1, 2, and 3 are the PWM converter voltages, and Channels CH4, 5, and 6 are the grid currents.

voltages on phases b and c are consecutively clamped to the zero-voltage level during the grid voltage sag to keep a small magnitude of the zero-sequence voltage.

Fig. 15 shows the oscilloscope captured results corresponding to the experimental results presented in Fig. 10(d). Note that the current transition is very fast, and during the grid voltage sag, the converter voltages are only clamped to the zero-voltage level.

REFERENCES

- [1] N. G. Hingorani and L. Gyugyi, *Understanding FACTS: Concepts and Technology of Flexible AC Transmission Systems*. John Wiley & Sons, 2000.
- [2] J. Dixon, L. Moran, J. Rodriguez, and R. Domke, "Reactive power compensation technologies: State-of-the-art review," *Proc. of the IEEE*, vol. 93, no. 12, pp. 2144–2164, Dec. 2005.
- [3] Y. Jeon, C. D. Townsend, H. Dehghani Tafti, E. R. Rodriguez, G. Farivar, J. Park, and J. Pou, "An enhanced static compensator with DC-link voltage shaping method," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2488–2500, Mar. 2020.

- [4] C. Schauder, M. Gernhardt, E. Stacey, T. Lemak, L. Gyugyi, T. W. Cease, and A. Edris, "Development of a ± 100 MVar static condenser for voltage control of transmission systems," *IEEE Trans. Power Del.*, vol. 10, no. 3, pp. 1486–1496, Jul. 1995.
- [5] Jih-Sheng Lai and Fang Zheng Peng, "Multilevel converters—a new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/Jun. 1996.
- [6] J. Rodriguez, Jih-Sheng Lai, and Fang Zheng Peng, "Multilevel inverters: a survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, 2002.
- [7] J. I. Leon, S. Vazquez, and L. G. Franquelo, "Multilevel converters: Control and modulation techniques for their operation and industrial applications," *Proc. of the IEEE*, vol. 105, no. 11, pp. 2066–2081, Nov. 2017.
- [8] K. Sano and M. Takasaki, "A transformerless D-STATCOM based on a multivoltage cascade converter requiring no DC sources," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2783–2795, Jun. 2012.
- [9] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "A high-performance generalized discontinuous PWM algorithm," *IEEE Trans. Ind. Appl.*, vol. 34, no. 5, pp. 1059–1071, Sep.-Oct. 1998.
- [10] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49–61, Jan. 1999.
- [11] O. Ojo, "The generalized discontinuous PWM scheme for three-phase voltage source inverters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 6, pp. 1280–1289, Dec. 2004.
- [12] D. Lu, J. Zhu, J. Wang, J. Yao, S. Wang, and H. Hu, "A simple zero-sequence-voltage-based cluster voltage balancing control and the negative sequence current compensation region identification for star-connected cascaded H-bridge STATCOM," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8376–8387, Oct. 2018.
- [13] H. C. Chen, P. H. Wu, C. T. Lee, C. W. Wang, C. H. Yang, and P. T. Cheng, "Zero-sequence voltage injection for DC capacitor voltage balancing control of the star-connected cascaded H-bridge PWM converter under unbalanced grid," *IEEE Trans. Ind. Appl.*, vol. 51, pp. 4584–4594, Nov. 2015.
- [14] Q. Liu, E. R. Rodriguez, G. G. Farivar, S. Ceballos, C. D. Townsend, R. Leyva, and J. Pou, "Discontinuous modulation of a cascaded H-bridge low-capacitance StatCom," *IEEE Trans. Power Electron.*, vol. 37, no. 3, pp. 2790–2800, Mar. 2022.
- [15] J.-S. Lee, S. Yoo, and K.-B. Lee, "Novel discontinuous PWM method of a three-level inverter for neutral-point voltage ripple reduction," *IEEE Trans. Ind. Electron.*, vol. 63, no. 6, pp. 3344–3354, Jun. 2016.
- [16] S. Mukherjee, S. K. Giri, and S. Banerjee, "A flexible discontinuous modulation scheme with hybrid capacitor voltage balancing strategy for three-level NPC traction inverter," *IEEE Trans. Ind. Electron.*, vol. 66, no. 5, pp. 3333–3343, May 2019.
- [17] U.-M. Choi, H.-H. Lee, and K.-B. Lee, "Simple neutral-point voltage control for three-level inverters using a discontinuous pulse width modulation," *IEEE Trans. Energy Conv.*, vol. 28, no. 2, pp. 434–443, Jun. 2013.
- [18] M. Mirhosseini, J. Pou, B. Karanayil, and V. G. Agelidis, "Resonant versus conventional controllers in grid-connected photovoltaic power plants under unbalanced grid voltages," *IEEE Trans. Sustainable Energy*, pp. 1–9, March Mar. 2016.
- [19] T. Isobe, L. Zhang, H. Tadano, J. A. Suul, and M. Molinas, "Control of DC-capacitor peak voltage in reduced capacitance single-phase STATCOM," in *Proc. IEEE 17th Workshop on Control and Modeling for Power Electron. (COMPEL)*, pp. 1–8, Jun. 2016.
- [20] G. Farivar, C. D. Townsend, B. Hredzak, J. Pou, and V. G. Agelidis, "Low-capacitance cascaded H-bridge multilevel StatCom," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 1744–1754, Mar. 2017.
- [21] Z. Liu, B. Liu, S. Duan, and Y. Kang, "A novel DC capacitor voltage balance control method for cascade multilevel STATCOM," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 14–27, Jan. 2012.
- [22] G. Farivar, C. Townsend, H. Dehghani Tafti, Y. Jeon, E. Rodriguez, J. Pou, and B. Hredzak, "Cascaded H-bridge low capacitance static compensator with modular switched capacitors," *IEEE Trans. Ind. Electron.*, vol. 68, no. 7, pp. 5944–5954, Jul. 2021.



Qingxiang Liu (S'20) received the B.Sc. degree in electrical engineering from Wuhan University, Wuhan, China, in 2018, and the M.Sc. degree in power electronics from the Nanyang Technological University, Singapore, Singapore in 2019. He is currently working toward the Ph.D. degree at the Energy Research Institute@NTU, Interdisciplinary Graduate Programme, Nanyang Technological University, Singapore, Singapore.

His research interests include modulation and control of power converters, multilevel converters,

FACTS devices.



Ezequiel Rodriguez (S'18) was born in Tarragona, Spain, in 1994. He graduated with a bachelor's degree in Electrical Engineering and a master's degree in Engineering and Technology of Electronic Systems (topping the 2012 and 2016 graduating cohorts as valedictorian) from Universitat Rovira i Virgili, Catalonia, Spain, in 2016 and 2017, respectively. He procured his Ph.D. degree in Electrical Engineering from Nanyang Technological University (NTU), Singapore, in 2022. He is currently working as a post-doctoral research fellow at the Energy

Research Institute at NTU (ERI@N), Singapore. He received the prestigious Doctorate Research Excellence Award from NTU in 2022.

His research interests include modelling and the control of power electronic converters, with an emphasis on modular multilevel cascade converters for energy storage and FACTS applications.



Glen G. Farivar (S'13–M'17–SM'20) received the B.Sc. degree in electrical engineering from the Nooshirvani Institute of Technology, Babol, Iran, in 2008, the M.Sc. degree in power electronics from the University of Tehran, Tehran, Iran in 2011, and PhD in electrical engineering from the University of NSW Australia, Sydney, Australia in 2016.

He is currently working as a senior research fellow at the Energy Research Institute at Nanyang Technological University (ERI@N), Singapore. He is a co-director of Power Electronics and Applications

Research Lab at ERI@N and a co-founder of SciLeap, which aims to promote research integrity, accessibility and openness.

His research interests include renewable energy systems, high power converters, energy storage, FACTS, and electric vehicles.



Josep Pou (Fellow, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Technical University of Catalonia (UPC)-Barcelona Tech, in 1989, 1996, and 2002, respectively.

In 1990, he joined the faculty of UPC as an Assistant Professor, where he became an Associate Professor in 1993. From February 2013 to August 2016, he was a Professor with the University of New South Wales (UNSW), Sydney, Australia. He is currently a Professor with the Nanyang Technological University (NTU), Singapore, where he is

Cluster Director of Power Electronics at the Energy Research Institute at NTU (ERI@N) and co-Director of the Rolls-Royce at NTU Corporate Lab. From February 2001 to January 2002, and February 2005 to January 2006, he was a Researcher at the Center for Power Electronics Systems, Virginia Tech, Blacksburg. From January 2012 to January 2013, he was a Visiting Professor at the Australian Energy Research Institute, UNSW, Sydney. He has authored more than 420 published technical papers and has been involved in several industrial projects and educational programs in the fields of power electronics and systems. His research interests include modulation and control of power converters, multilevel converters, renewable energy, energy storage, power quality, HVdc transmission systems, and more-electrical aircraft and vessels.

He is Associate Editor of the *IEEE Journal of Emerging and Selected Topics in Power Electronics*. He was co-Editor-in-Chief and Associate Editor of the *IEEE Transactions on Industrial Electronics*. He received the 2018 IEEE Bimal Bose Award for Industrial Electronics Applications in Energy Systems.



Ramon Leyva (M'01–SM'20) received the M.Sc. and Ph.D. degrees in Telecommunication Engineering from Universitat Politècnica de Catalunya, Barcelona, Spain, in 1992 and 2000, respectively.

He became a Visiting Professor with LAAS-CNRS, Toulouse, France (2002–2003, 2009, 2010) and with the COPEC-University of Colorado at Boulder, USA, (2012). He is currently an Associate Professor with the Departament d'Enginyeria en Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, Tarragona, Spain. He has coauthored

more than 100 scientific publications, two books and one patent, and has been involved more than 20 R&D projects. His research interests include nonlinear and robust control of power converters and renewable energy.

Dr. Leyva serves as reviewer for several IEEE and IET scientific publications.



Christopher D. Townsend (S'09–M'13) received the B.E. (2009) and Ph.D. (2013) degrees in electrical engineering from the University of Newcastle, Australia.

Subsequently he spent three years working at ABB Corporate Research, Sweden working on next-generation high-power converter technologies. Since then he has held various post-doctoral research positions including at the University of New South Wales, Australia, the University of Newcastle, Australia and Nanyang Technological University, Singapore.

In 2019, he joined the Department of Electrical, Electronic and Computer Engineering at the University of Western Australia as a Senior Lecturer. He has authored more than 60 published technical papers and has been involved in several industrial projects and educational programs in the field of power electronics. His research interests include topologies and modulation strategies for multilevel converters applied in power systems, renewable energy integration and electric vehicle applications.

Dr. Townsend is a member of the IEEE Power Electronics and Industrial Electronics societies.