

Predictive Discontinuous Modulation Strategy with Embedded Inter-Phase Cluster Voltage Control for Cascaded H-Bridge StatComs

Qingxiang Liu, *Student Member, IEEE*, Ezequiel Rodriguez, *Member, IEEE*,
 Glen G. Farivar, *Senior Member, IEEE*, Christopher D. Townsend, *Member, IEEE*,
 Ramon Leyva, *Senior Member, IEEE*, Josep Pou, *Fellow, IEEE*, and Jose Rodriguez, *Life Fellow, IEEE*

Abstract—The discontinuous pulsewidth modulation (DPWM) in cascaded H-bridge (CHB) static compensators (StatComs) is achieved via adding a common mode voltage to the converter voltage references. Hence, in discontinuously operated CHB StatComs, the common mode voltage has two functions, namely, inter-phase cluster voltage control and clamping a converter voltage. These two functions are conventionally achieved by two independently designed control stages and interferences between them can cause the loss of cluster voltage control during unbalanced grid conditions, since the fundamental frequency common mode voltage for discontinuous operation is significant. To solve this control issue, this paper proposes a DPWM strategy with embedded inter-phase cluster voltage control using a finite control set model predictive control approach. The proposed predictive DPWM outperforms the conventional DPWM in switching loss reduction while preventing the cluster voltages from diverging during unbalanced grid conditions. The effectiveness of the proposed strategy is verified experimentally considering various grid conditions.

Index Terms—Cascaded H-Bridge (CHB), discontinuous pulsewidth modulation (DPWM), model predictive control (MPC), static compensator (StatCom)

I. INTRODUCTION

Discontinuous pulsewidth modulation (DPWM) strategies are employed for reducing switching loss, enhancing converter reliability and improving power quality [1]–[8]. DPWM consists of clamping a converter ac-side voltage to its dc-link voltage, preventing switching. Adding a zero-sequence voltage (ZSV) to the converter voltage references represents a common approach in three-phase converters.

DPWM is a commonly used technique in converters with a shared dc-link among the three phases, such as the two-level converter and the neutral-point-clamped converter [9]–[12]. It is important to note that in such converters, even if a nonnegligible fundamental component appears in the ZSV for DPWM (occurs under unbalanced grid conditions), the per-phase active powers due to the interaction between the ZSV and the corresponding grid current sum to zero at the dc-link [9]–[12]. This characteristic simplifies the implementation of DPWM in these converters. However, in the cascaded H-bridge (CHB) static compensators (StatComs), DPWM implementation is less common, as there is no common dc-link [13]–[16]. Instead, the dc-side of each leg is made up of floating capacitors, namely one per submodule (SM), as shown in Fig.




Fig. 1. Circuit diagram of a three-phase CHB power converter with star configuration.

1. In this converter, the phase active powers introduced to each dc-side due to DPWM do not cancel out, and therefore affect the individual capacitor voltages.

In CHB StatComs with a star configuration, DPWM can be achieved by clamping the ac-side voltage of a CHB converter leg to an integer fraction of its corresponding cluster voltage (sum of capacitor voltages within the leg) [17]. The conventional DPWM strategy for CHB StatComs involves two independent control stages for calculating the ZSV [18]. Firstly, a fundamental-frequency ZSV (FFZSV) for inter-phase cluster voltage control is calculated and added to the current control outputs to form the fundamental-frequency converter voltage references. Then, a logic-based algorithm uses these voltage references and the measured capacitor voltages as input to calculate a piecewise continuous ZSV for discontinuous operation. This conventional strategy works well for balanced grid conditions as the piecewise ZSV for DPWM only consists of triplen harmonics, which do not affect the phase active powers. However, when grid imbalances occur, the logic-based module for DPWM calculates a ZSV with a non-negligible fundamental-frequency component, which alters the active powers in the phases and tends to cause divergence of the cluster voltages. The two control stages become strongly coupled in this scenario, potentially compromising system

stability [19].

To overcome the aforementioned control interactions in the conventional DPWM implementations, a DPWM strategy is proposed in [19]. Despite the fact that the strategy in [19] has a similar hierarchical control scheme as [18], where the unique ZSV is calculated in two stages, it eliminates the fundamental-frequency component in the ZSV for DPWM. However, follow-up research reveals that the performance of the DPWM in [19] is highly related to the phase-angle and frequency of the triangular carrier used to introduce extra switching events to shape the ZSV in a way that decoupling is satisfied [20]. The challenge of finding the optimal carrier renders this DPWM strategy less attractive in practice. Moreover, the DPWM strategy in [19], [20] is highly dependent on the inter-phase cluster voltage controller.

An advanced DPWM implementation with embedded inter-phase cluster voltage control is proposed in this paper to deal with the aforementioned control issues of the conventional approaches. As previously stated, DPWM can be achieved by clamping the converter ac-side voltage to an integer fraction of the corresponding cluster voltage. As a result, at each time step, there is a finite set of ZSV candidates to achieve DPWM. Accordingly, finite control set model predictive control (FCS-MPC) is used in this paper to choose the optimal ZSV that best meets all the control tasks. Specifically, the proposed DPWM predicts, at each sampling step, and for each ZSV candidate, the one-step ahead peak values of the squared cluster voltages in each leg. Then, it chooses a ZSV candidate that minimizes the squared peak regulation error while clamping a leg. Modified second-order generalized integrators (SOGIs) [21] are discretized and included within the proposed prediction model for the purpose of extracting the peak values from the measured squared cluster voltages.

The rest of this paper is organized as follows. Sections II and III revisit modeling of the CHB StatComs and the conventional DPWM strategy, respectively. Section IV presents the proposed DPWM strategy based on FCS-MPC. Section V experimentally compares the performance of the conventional DPWM and the proposed DPWM under various grid conditions, verifying the effectiveness of the proposed DPWM. Finally, Section VI concludes the paper.

II. MATHEMATICAL MODEL OF CHB STATCOMS

The topology of a three-phase CHB StatCom with star configuration is presented in Fig. 1. As it can be seen, the CHB converter has n H-bridge submodules (SMs) in each leg, with $j \in \{1, 2, \dots, n\}$ referring to the SM index within a leg. The dc-side of each SM consists of a floating capacitor C . The converter ac-side positive terminals, i.e., terminals (a), (b) and (c) in Fig. 1, are connected to the point of common coupling (PCC) grid voltages $v_{g,a}$, $v_{g,b}$ and $v_{g,c}$, through filtering inductors (L_g and R_g). The converter ac-side negative terminals are connected forming the neutral of the three-phase converter (0).

The total converter dc-side voltages $v_{dc,x}$ and ac-side voltages v_x in each phase x , with $x \in \{a, b, c\}$ indicating the phase index, are defined as the sum of the n individual voltages, i.e.,

$$v_{dc,x} = \sum_{j=1}^n v_{dc,xj}, \quad (1)$$

$$v_x = \sum_{j=1}^n v_{xj}. \quad (2)$$

Henceforth, $v_{dc,x}$ and v_x are referred as cluster voltage and converter voltage, respectively.

The ac- and dc-side SM voltages, v_{xj} and $v_{dc,xj}$ respectively, are related by the modulating signals as

$$\delta_{xj} = \frac{v_{xj}}{v_{dc,xj}}, \quad (3)$$

where $\delta_{xj} \in [-1, 1]$.

During DPWM, clamping the leg x means that all the n signals δ_{xj} have a value belonging to the discrete set $\{-1, 0, 1\}$, or equivalently, v_{xj} is clamped to $\{-v_{dc,xj}, 0, v_{dc,xj}\}$ according to (3).

The converter voltage v_x can be regarded as the sum of a nonZSV component v'_x and a ZSV component v_Z , i.e.,

$$v_x = v'_x + v_Z, \quad (4)$$

where $(v_a + v_b + v_c)/3 = v_Z$. Note that v'_x satisfies the following relationship:

$$v'_x = L_g \frac{di_{g,x}}{dt} + R_g i_{g,x} + v_{g,x}, \quad (5)$$

where $i_{g,x}$ is the grid current. The grid voltages $v_{g,x}$ are calculated from the measured line-to-line grid voltages $v_{g,ab} = v_{g,a} - v_{g,b}$ and $v_{g,bc} = v_{g,b} - v_{g,c}$, considering $v_{g,a} + v_{g,b} + v_{g,c} = 0$.

Assuming inter-SM capacitor voltage balance, i.e., $v_{dc,xj} = v_{dc,x}/n$ for every j , and negligible converter losses, the following power relationship holds [22],

$$\frac{1}{2} \frac{C}{n} \frac{dv_{dc,x}^2}{dt} = -(v'_x + v_Z) i_{g,x}. \quad (6)$$

Equation (6) represents the dynamics associated with the capacitor energy, which offers important advantages for the CHB StatCom control and design [22], [23]. Note that the fact that the ZSV v_Z could modify the active power of each phase if it contains a fundamental-frequency component is of great concern, which is addressed by the proposed method in Section IV.

III. CONVENTIONAL DPWM BACKGROUND

In this section, the boundaries of the ZSV in CHB StatComs to avoid overmodulation are firstly explained. Then, the conventional DPWM operating principle, control diagram, and drawbacks, are revisited.




Fig. 2. Control block diagram of a CHB StatCom with conventional DPWM.

A. ZSV Boundaries

To prevent the injected ZSV v_Z from causing overmodulation in a leg, the following constraint is considered,

$$|v_x| \leq v_{dc,x}. \quad (7)$$

Substituting (4) into (7), the maximum and minimum boundaries for v_Z are derived,

$$v_{Z,min} \leq v_Z \leq v_{Z,max}, \quad (8)$$

where

$$\begin{cases} v_{Z,max} &= \min \{v_{dc,a} - v'_a, v_{dc,b} - v'_b, v_{dc,c} - v'_c\}, \\ v_{Z,min} &= \max \{-v_{dc,a} - v'_a, -v_{dc,b} - v'_b, -v_{dc,c} - v'_c\}. \end{cases} \quad (9)$$

Note that $v_{Z,max}$ and $v_{Z,min}$ clamp a converter voltage v_x to its corresponding positive cluster voltage $v_{dc,x}$ and negative cluster voltage $-v_{dc,x}$, respectively.

B. Operating Principle

As previously mentioned, the ZSV v_Z under the conventional DPWM consists of a FFZSV component for inter-phase cluster voltage control, referred as v_{Zb} , and a ZSV component for DPWM, denoted as v_{Zd} , i.e.,

$$v_Z = v_{Zb} + v_{Zd}, \quad (10)$$

each of them calculated by different control modules.

Since v_{Zb} is calculated by an outer control loop, the v_Z boundaries in (9) need to be rewritten in terms of v_{Zd} . Specifically, substituting (10) into (8),

$$v_{Zd,min} \leq v_{Zd} \leq v_{Zd,max}, \quad (11)$$

with

$$\begin{cases} v_{Zd,max} &= v_{Z,max} - v_{Zb}, \\ v_{Zd,min} &= v_{Z,min} - v_{Zb}. \end{cases} \quad (12)$$

The conventional DPWM for CHB StatComs chooses the smallest magnitude of $v_{Zd,max}$ and $v_{Zd,min}$ as v_{Zd} [18], i.e.,

$$v_{Zd} = \begin{cases} v_{Zd,max} & \text{if } |v_{Zd,max}| \leq |v_{Zd,min}| \\ v_{Zd,min} & \text{otherwise} \end{cases}. \quad (13)$$

C. Controller Diagram

The hierarchical control approach to implement the conventional DPWM is presented in Fig. 2 [19]. The Inter-Phase Cluster Voltage Controller block calculates the FFZSV reference v_{Zb}^* that maintains the cluster voltage control among the legs [24]. The voltage references v_x^* and v_{Zb}^* , together with the measured capacitor voltages $v_{dc,xj}$, are used as inputs to the Conventional DPWM block, which calculates v_Z^* according to (9)-(13). Note that the superscripts + and - denote the positive- and negative-sequence components, and the subscripts d and q stand for the direct and quadrature components, respectively.

D. Drawbacks

Under balanced grid conditions, v_{Zd} mainly consists of triplen harmonics, and therefore, it does not affect phase active powers, i.e.,

$$\frac{1}{T_g} \int_0^{T_g} v_{Zd} i_{g,x} dt = 0, \quad (14)$$

where T_g is the fundamental-frequency period. However, during grid imbalances, the v_{Zd} calculated by the logic-based algorithm in (13) contains a nonnegligible fundamental-frequency component which violates (14), leading to compromised inter-phase cluster voltage control. More details on this phenomenon can be found in [19].

Furthermore, in the case of severe grid voltage sags, clamping converter voltage references that are near zero to their respective cluster voltages requires a ZSV with substantial magnitude. This significantly impacts the capacitor voltage dynamics according to (6), and may result in potential stability issues.

IV. PROPOSED PREDICTIVE DPWM

This section presents a peak cluster voltage control strategy based on FCS-MPC for discontinuously operated CHB StatComs. In this section, the finite ZSV control set is firstly identified. Then, the methodology to predict the one-step ahead peak value of cluster voltages is described. Subsequently, the underlying optimization problem of the proposed DPWM, and the control block diagram are depicted.

A. ZSV Candidates

According to (9), at any control step there are always two possible candidates for v_Z to achieve DPWM, i.e., $v_{Z,max}$ and $v_{Z,min}$. However, it is noted that converter voltages are also allowed to be clamped to zero-voltage level in the CHB StatCom [19]. When a converter voltage is clamped to the zero-voltage level, the capacitors of the corresponding leg are bypassed. The required ZSV for clamping a converter voltage to zero-voltage level is denoted as $v_{Z,x0}$, which corresponds to

$$v_{Z,x0} = -v'_x. \quad (15)$$




Fig. 3. SOGI filter.

It should be noted that the additional degrees of freedom provided by using zero-voltage levels alleviates the previously mentioned large-magnitude ZSV-related drawbacks of the conventional DPWM during severe grid voltage sags. Considering the boundaries of v_Z in (8), (15) is rewritten as

$$v_{Z,x0} = \begin{cases} -v'_x & \text{if } v_{Z,\min} \leq -v'_x \leq v_{Z,\max}, \\ \infty & \text{otherwise.} \end{cases} \quad (16)$$

Note that using the zero-voltage level increases the candidates of v_Z for achieving DPWM from two to five,

$$v_{Z,h} \in \{v_{Z,\max}, v_{Z,\min}, v_{Z,a0}, v_{Z,b0}, v_{Z,c0}\}, \quad (17)$$

where $h \in \{1, 2, \dots, 5\}$ is the index used to indicate the different v_Z candidates in (17).

B. Predicted Peak Value of Cluster Voltages

If inter-phase cluster voltage control functionality is to be embedded within the DPWM algorithm, a prediction model for the cluster voltages is needed. According to (4) and (6), the one-step ahead squared cluster voltage candidates, denoted as, $v_{dc,x,h}^2(k+1)$, for different $v_{Z,h}$ candidates in (17), correspond to

$$v_{dc,x,h}^2(k+1) = v_{dc,x}^2(k) - \frac{2T_s}{C/n} i_{g,x}(k) (v'_x(k) + v_{Z,h}(k)), \quad (18)$$

where T_s is the sampling time, and k refers to the sampling step. Note that sampled values $v_{dc,x}^2(k)$, $i_{g,x}(k)$ and $v'_x(k)$ are known within the controller, and $v_{Z,h}(k)$ candidates are readily available according to (9) and (16). Then, predictions $v_{dc,x,h}^2(k+1)$ for each $v_{Z,h}(k)$ candidate in (18) can be calculated.

To simplify the notation in the following developments, the squared cluster voltage $v_{dc,x}^2$ is represented by u_x , i.e.,

$$u_x = v_{dc,x}^2. \quad (19)$$

Furthermore, for the sake of brevity, given the symmetry among legs, the subscript corresponding to each leg, x , is dropped.

The squared cluster voltages u under DPWM can be approximated as the sum of a twice-fundamental-frequency component, denoted as $\tilde{u}_{2\omega}$, and a dc-component, denoted as \bar{u} , [22], i.e.,

$$u = \tilde{u}_{2\omega} + \bar{u}. \quad (20)$$

This approximation, where the harmonics in u at frequencies other than the second have been neglected, has shown to work well in the experiment attributed to the cost function defined in

the optimization problem (specifically (35) in Section IV-C). Note that other frequency harmonics in u , for example 4th and 6th harmonics, could have readily been considered by means of using a multiple frequency-decoupled SOGI filters [25].

Fig. 3 presents the continuous-time block diagram of a SOGI filter, which is used to obtain the ω_n -frequency harmonic in the input signal u , denoted as \tilde{u}_{ω_n} , and its quadrature counterpart, denoted as $\tilde{q}u_{\omega_n}$ [21]. Note that the direct-component \tilde{u}_{ω_n} and the quadrature-component $\tilde{q}u_{\omega_n}$ as well the dc-component \bar{u} have to be extracted in order to obtain the corresponding peak value. The transfer functions from the input signal u to \tilde{u}_{ω_n} and $\tilde{q}u_{\omega_n}$ are given by [21],

$$\frac{\tilde{u}_{\omega_n}(s)}{u(s)} = \frac{2\zeta\omega_n s}{s^2 + 2\zeta\omega_n s + \omega_n^2}, \quad (21)$$

$$\frac{\tilde{q}u_{\omega_n}(s)}{u(s)} = \frac{2\zeta s^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}, \quad (22)$$

where ζ is the SOGI's damping ratio. Note that a small damping ratio between 0.1 and 0.4 is suggested in this study to achieve accurate harmonic extraction performance for peak value prediction and ensure stable operation.

To integrate the SOGI filter within the proposed MPC approach, (21) and (22) are converted to the z -domain via the bilinear approximation [26], i.e.,

$$s = \frac{2}{T_s} \frac{z-1}{z+1} \quad (23)$$

leading to,

$$\frac{\tilde{u}_{\omega_n}(z)}{u(z)} = \frac{a_3 - a_3 z^{-2}}{(a_1 + a_3) + a_2 z^{-1} + (a_1 - a_3) z^{-2}}, \quad (24)$$

$$\frac{\tilde{q}u_{\omega_n}(z)}{u(z)} = \frac{a_4 - 2a_4 z^{-1} + a_4 z^{-2}}{(a_1 + a_3) + a_2 z^{-1} + (a_1 - a_3) z^{-2}}, \quad (25)$$

with coefficients,

$$\begin{aligned} a_1 &= \omega_n^2 T_s^2 + 4, & a_2 &= 2\omega_n^2 T_s^2 - 8, \\ a_3 &= 4\zeta\omega_n T_s, & a_4 &= 8\zeta. \end{aligned} \quad (26)$$

According to (24) and (25), the difference equations for calculating the second harmonic in u , its quadrature counterpart, and the dc-component in u , are given by:

$$\begin{aligned} \tilde{u}_{2\omega,h}(k+1) &= \frac{1}{(a_1+a_3)} [a_3 u_h(k+1) - a_3 u(k-1) \\ &\quad - a_2 \tilde{u}_{2\omega}(k) - (a_1 - a_3) \tilde{u}_{2\omega}(k-1)], \end{aligned} \quad (27)$$

$$\begin{aligned} \tilde{q}u_{2\omega,h}(k+1) &= \frac{1}{(a_1+a_3)} [a_4 u_h(k+1) - 2a_4 u(k) \\ &\quad + a_4 u(k-1) - a_2 \tilde{q}u_{2\omega}(k) - (a_1 - a_3) \tilde{q}u_{2\omega}(k-1)], \end{aligned} \quad (28)$$

$$\bar{u}_h(k+1) = u_h(k+1) - \tilde{u}_{2\omega,h}(k+1), \quad (29)$$

where $\omega_n = 2\omega_g$, ω_g being the grid angular frequency. Note that the values of u , $\tilde{u}_{2\omega}$, and $\tilde{q}u_{2\omega}$ at steps k and $k-1$ in (27) and (28) are memory-stored values from previous control steps, which are calculated based on the optimal v_Z applied.




Fig. 4. Proposed discrete-time model for predicting the peak value of the squared cluster voltages.

Consequently, the peak value of u under each ZSV candidate can be readily calculated as,

$$\hat{u}_h(k+1) = \sqrt{(\tilde{u}_{2\omega,h}(k+1))^2 + (\tilde{q}u_{2\omega,h}(k+1))^2} + \bar{u}_h(k+1). \quad (30)$$

Fig. 4 depicts the procedure for obtaining the peak value predictions in (30).

C. Underlying Optimization Problem

The proposed strategy finds the optimal v_Z that minimizes a cost function J , by evaluating the five candidates $v_{Z,h}$ defined in (17) at each sampling step, i.e.,

$$v_Z(k) = \underset{v_{Z,h}}{\text{arg minimize } J}, \quad (31)$$

subject to (17)-(30).

The proposed cost function consists of three terms, i.e.,

$$J = J_1 + \alpha_2 J_2 + \alpha_3 J_3, \quad (32)$$

where α_2 and α_3 are positive weighting factors to tradeoff different control objectives.

Specifically, J_1 is used for balancing the inter-phase cluster voltage peak values by selecting the optimal ZSV which minimizes the differences of the three-phase peak value predictions,

$$J_1 = \sum_{x=a,b,c} \left(\hat{u}_{x,h}(k+1) - \overline{\hat{u}_{x,h}}(k+1) \right)^2, \quad (33)$$

in which

$$\overline{\hat{u}_{x,h}}(k+1) = \frac{1}{3} \sum_{x=a,b,c} \hat{u}_{x,h}(k+1), \quad (34)$$

where $\hat{u}_{x,h}(k+1)$ corresponds to the predicted peak values according to (30). Note that $\bar{u}_h(k+1)$ can be used as an alternative option to using $\hat{u}_{x,h}(k+1)$ in J_1 for inter-phase capacitor voltage control.

The cost term J_2 is introduced to minimize the harmonics in v_Z by making it track only its fundamental-frequency component,

$$J_2 = \left(I_{q,pu}^+ \left(v_{Z,h}(k) - v_{Z,h}^f(k) \right) \right)^2, \quad (35)$$

where $I_{q,pu}^+ = I_q^+ / I_n$ is the normalized value of I_q^+ , with I_n referring to the rated grid current. Variable v_Z^f denotes the fundamental-frequency component of v_Z , which is calculated using a discretized SOGI filter as in (24) and (27), but with $\omega_n = \omega_g$ in this case, i.e.,

$$v_{Z,h}^f(k) = \frac{1}{(a_1 + a_3)} \left[a_3 v_{Z,h}(k) - a_3 v_Z(k-2) - a_2 v_Z^f(k-1) - (a_1 - a_3) v_Z^f(k-2) \right], \quad (36)$$




Fig. 5. Control block diagram of a CHB StatCom with the proposed predictive DPWM with embedded inter-phase cluster voltage control.

where v_Z and v_Z^f at steps $k-2$ and $k-1$ are memory-stored values from previous control steps. Note that the values at steps $k-2$ and $k-1$ are not available at the start of the iteration process. However, their effect vanishes in the steady-state due to the stable behavior of the filter transfer function described by (36). The fundamental-frequency component in the ZSV only introduces the second harmonic and the dc-component to the cluster voltages when it interacts with the grid currents, which reinforces the assumption in (20). In addition, according to (6), the harmonic magnitudes in u are proportional to the grid current amplitude, hence the term $I_{q,pu}^+$ is used in (35) to make α_2 less dependent on the operating point. For I_q^+ values close to the rated value, harmonics in u become large, and minimization of J_2 gains more priority.

To prevent the index h of applied ZSV candidate from changing at each control step (for instance, when different legs are clamped alternatively at a high frequency), cost term J_3 is added, which is given by

$$J_3 = (v_{Z,h}(k) - v_Z(k-1))^2, \quad (37)$$

where $v_Z(k-1)$ is the optimal ZSV applied in step $k-1$.

Weighting factors are distributed to J_2 and J_3 since J_1 is the main cost term which guarantees inter-phase cluster voltage control. The strategy for choosing the values of α_2 and α_3 is as follows: Firstly, α_2 is gradually increased until the cluster voltages exhibit primarily double-grid frequency and inter-phase cluster voltage control is not compromised. Secondly, α_3 is increased until the updating rate of the clamped leg and voltage level, represented by h , becomes low and clear.

Note that other control objectives could have been discussed and included in the cost function (30), such as switching loss minimization [27], given the flexibility of the formulation. However, the main contribution of the paper is to efficiently embed the inter-phase cluster voltage control within the DPWM scheme.

D. Controller Diagram

The proposed DPWM implementation scheme is presented in Fig. 5. When compared to the control scheme for the conventional DPWM in Fig. 2, it can be seen that the Inter-Phase Cluster Voltage Controller block and the DPWM block are integrated in the MPC-DPWM block. As a result, effective decoupling is achieved. The rest of the control diagram




Fig. 6. Number of operations as a function of n , with N_C and N_P referring to the number of operations under the conventional DPWM and the proposed DPWM, respectively.

remains the same. Particularly, Inter-SM capacitor voltage control is achieved by using a sorting algorithm in conjunction with a phase-disposition PWM scheme [17].

It is worth mentioning that since predicted peak values of the squared cluster voltages are available within the MPC-DPWM block, they can be readily used by the Total Energy Controller block.

E. Calculation Burden

Fig. 6 assesses the required total number of operations as a function of the number of H-bridge SMs per leg, i.e., n , for both DPWM control schemes shown in Figs. 2 and 5.

As Fig. 6 depicts, the number of mathematical operations for both the conventional DPWM controller and the proposed DPWM controller, denoted as N_C and N_P , respectively, increase linearly with n and at the same rate, while the ratio N_P/N_C approaches 1 as n increases, since $\lim_{n \rightarrow \infty} N_P/N_C = 1$. The proposed DPWM has a higher computational burden than the conventional DPWM. This is mainly due to the fact that the proposed method considers three new degrees of freedom regarding the selection of the ZSV, that is, clamping the converter voltages to zero. This added clamping level has shown to be advantageous in grid voltage unbalanced conditions, such as grid voltage sags and faults, and for switching loss reduction [19]. Consequently, the proposed method results in a much better performance in terms of converter loss and capacitor voltage control as discussed in the next section, at the expense of an increased calculation burden compared to the conventional DPWM. However, the increase in calculation burden is not significant and can be readily handled by a standard digital device. The results in Fig. 6 have been corroborated through the use of the “tic toc” MATLAB function in a detailed simulation model with $n = 5$ [28].

V. EXPERIMENTAL RESULTS

This section experimentally compares the proposed DPWM scheme with the conventional DPWM. The comparison includes waveforms under balanced grid conditions and unbalanced grid conditions. Experimental results are obtained using




Fig. 7. Experimental setup.

TABLE I
EXPERIMENTAL SYSTEM PARAMETERS

Parameters	Value
PCC grid voltage nominal amplitude, V_{gn}	$100\sqrt{2}$ V
Nominal reactive power, Q_n	2.5 kVAr
Grid angular frequency, ω_g	100π rad/s
Carrier frequency, f_{sw}	9 kHz
Control/sampling frequency, f_s	25 kHz
SMs in each leg, n	2
Peak cluster voltage, V_{pk}	$1.3V_{gn}$
Capacitance per H-bridge, C	1 mF
Filter inductance, L_g	2 mH
SOGI's damping ratio, ζ	0.15
Weighting factor α_2	200
Weighting factor α_3	10

a CHB StatCom prototype with six IMPERIX PEH2015 H-bridge converters. The PCC grid voltages are provided by a GL&EL 15-kVA CINERGIA grid emulator. A B-Box RCP 3.0 from IMPERIX has been used to implement the controller shown in Figs. 2 and 5. The experimental setup is shown in Fig. 7, and the system parameters are given in Table I.

A. Balanced Grid Condition

1) *Current Transition*: Fig. 8 presents main CHB StatCom waveforms during a transition from rated capacitive current $I_{q,pu}^+ = -1$ to rated inductive current $I_{q,pu}^+ = 1$ under balanced grid condition. Specifically, Fig. 8 presents, from top to bottom, individual capacitor voltages (six traces), grid currents, modulating signals in phase a , and ZSV. Fig. 8(a) depicts waveforms in the conventional DPWM, whereas Fig. 8(b) depicts them in the proposed predictive DPWM. As it can be observed, both the proposed DPWM and the conventional DPWM present fast transient performance. The individual capacitor voltages under both modulation schemes are well balanced and their peak values are well regulated, as predicted and the waveforms corroborate. Note that the proposed DPWM presents similar low-frequency capacitor voltage ripples as the convention DPWM, which are smaller than when the continuous pulsewidth modulation (CPWM) is applied, as it was shown in [19].

It is important to highlight the differences between the two modulation schemes in terms of modulating signals, which




Fig. 8. Transition from 1 p.u. capacitive current to 1 p.u. inductive current at $t = 0.05$ s under balanced grid condition. (a) Conventional DPWM and (b) proposed DPWM.

reflect the clamping behavior of the two DPWM strategies. As it can be observed, δ_{a1} and δ_{a2} are clamped either to 1 or -1 under the conventional DPWM. It is worth noting that these clamping intervals are located near zero-crossing grid current, as indicated by the red shadows in Fig. 8(a), which is not optimal in terms of switching loss minimization. On the other hand, δ_{a1} and δ_{a2} are allowed to be clamped to zero under the proposed DPWM when the corresponding grid current is near its peak value, as highlighted with blue shadows in Fig. 8(b), which is optimal in terms of switching loss reduction because the leg stops switching when the corresponding current is large. The total clamping time of each leg under both DPWM strategies is $1/3$ of the fundamental due to balanced grid conditions. However, their different clamping patterns result in different switching loss, as discussed in the following subsection.

As it can be observed, under balanced grid conditions, v_Z under both DPWM strategies are mainly triplen harmonics, which do not affect inter-phase cluster voltage control.

2) *Switching Loss*: The switching loss reduction effect at rated capacitive and inductive current is presented in Fig. 9. The switching loss of the classic CPWM strategy at each operating point is used as the base value for calculating the percent reduction. As it can be observed, the conventional DPWM provides approximately 15% switching loss reduction for both inductive and capacitive operation, while the proposed DPWM renders 30% reduction. The proposed DPWM was expected to have a lower switching loss profile due to its ability to avoid switching legs with high absolute values of current. Note that the fact of clamping converter voltages to zero during peak grid current not only brings lower switching loss, but can also reduce capacitor power loss. This is because the dc-side capacitors are bypassed when the converter voltages are clamped to zero.




Fig. 9. Switching loss reduction with respect to CPWM under the proposed DPWM and the conventional DPWM.

B. Unbalanced Grid Conditions

1) *Asymmetrical Grid Voltages*: Fig. 10 presents the main converter waveforms under the conventional DPWM and the proposed DPWM when the grid voltages $v_{g,a}$ and $v_{g,b}$ drop to zero (grid fault condition). The StatCom is being asked to provide full capacitive current throughout the entire test. As it is shown in Fig. 10(a), the applied ZSV v_Z under the conventional DPWM has a large magnitude during the grid fault because it is used to clamp the converter voltage references close to zero to their respective cluster voltages. The v_Z with large magnitude significantly distorts capacitor voltages, as it is shown in the second subplot of the figure. The bottom subplots depict the waveforms of the fundamental-frequency component in the ZSV, i.e., v_Z^f , (dynamically cal-




Fig. 10. Grid voltages on phases a and b drop to zero from $t = 0.05$ s to $t = 0.35$ s when the StatCom is providing full capacitive current. (a) Conventional DPWM and (b) proposed DPWM.

culated via the SOGI filter in (36)), and the analytical FFZSV for inter-phase cluster voltage control calculated as in [24], and denoted as v_Z^{cal} . Note that v_Z^{cal} is shown only for the sake of illustration and is not used in the proposed controller. As it can be observed, the filtered ZSV v_Z^f does not track accurately the analytical solution v_Z^{cal} due to the coupling between inter-phase cluster voltage control and DPWM. Consequently, the conventional DPWM yields a disturbed behavior when the grid fault occurs, where the capacitor voltages are not properly controlled and the grid currents become distorted. Differently, as it can be observed from Fig. 10(b), the capacitor voltages under the proposed DPWM are well regulated, and the grid currents are balanced and sinusoidal during the grid fault. As the modulating signals illustrate, legs a and b are being consecutively clamped to the zero during the fault, which requires minimum ZSV, hence not distorting and deviating the capacitor voltages. In addition, v_Z^f tracks v_Z^{cal} with great accuracy, thus validating the effectiveness of the proposed inter-phase cluster voltage control.

Note that the study in Fig. 10 provides valuable insights to understand the behavior of the StatCom under extreme grid conditions such as faults, which can be helpful to design appropriate protection schemes and develop control strategies to ensure safe and reliable operation of the system. Moreover, it serves as a benchmark for studying grid voltage sags where the grid voltage drops are in the range [10%, 90%] according to IEEE standard 1159-2019. In a manner similar to the effectiveness of the proposed DPWM in handling the grid fault, the proposed method is well suited to manage grid voltage swells as well.

2) *Asymmetrical Grid Currents*: Fig. 11 shows the main CHB StatCom waveforms for the proposed DPWM strategy during a transition from balanced grid currents ($I_{q,pu}^+ = -1$, $I_{q,pu}^- = 0$, $I_{q,pu}^0 = 0$) to unbalanced grid currents ($I_{q,pu}^+ = -1$, $I_{q,pu}^- = -0.1$, $I_{q,pu}^0 = 0.1$) at $t = 0.05$ s when the PCC grid voltages are nominal. This corresponds to an imbalance degree of $I^-/I^+ \times 100\% = 14.14\%$, where I^- is the amplitude of the negative-sequence current and I^+ is the amplitude of the




Fig. 11. Transition from balanced grid currents to unbalanced grid currents (with degree of imbalance $I^-/I^+ \times 100\% = 14.14\%$) at $t = 0.05$ s. (a) Conventional DPWM and (b) proposed DPWM.

positive-sequence current. As it is shown in the bottom plot of Fig. 11, this unbalanced grid condition requires a nonzero FFZSV for inter-phase cluster voltage control [24], with an amplitude of approximately 15% of the nominal grid voltage. Note that larger I^- could cause overmodulation due to the limited capacity of CHB StatComs in star configuration to deal with unbalanced grid currents [24]. As it can be observed in the second and third row of Fig. 11, capacitor voltage and grid current transients are fast under both DPWM strategies. Moreover, the fourth row in Fig. 11 illustrates the modulating signals during unbalanced grid currents, which are rather similar to the balanced condition. This is because the studied case only adds a 15% FFZSV to the converter voltage references, without a negative-sequence component like in Subsection V-B1, which does not result in a considerable imbalance in the converter voltage references. Consequently, the nonzero active power introduced by the conventional DPWM is easily compensated by the inter-phase cluster voltage controller.

VI. CONCLUSION

An FCS-MPC-based DPWM strategy for CHB StatComs has been proposed in this paper. The proposed DPWM embeds inter-phase cluster voltage control, thus it decouples the DPWM implementation and the cluster voltage control. Furthermore, the proposed DPWM control adequately deals

with imbalances in the grid. Experimental results validate the ability of the proposed DPWM in handling various grid conditions, including abrupt grid fault. Furthermore, the proposed DPWM strategy reduces switching loss by 30% compared to the classic CPWM, corresponding to a 100% improvement over the conventional DPWM.

REFERENCES

- [1] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "A high-performance generalized discontinuous PWM algorithm," *IEEE Trans. Ind. Appl.*, vol. 34, no. 5, pp. 1059–1071, Sep.-Oct. 1998.
- [2] L. Asiminoaei, P. Rodriguez, F. Blaabjerg, and M. Malinowski, "Reduction of switching losses in active power filters with a new generalized discontinuous-PWM strategy," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 467–471, Jan. 2008.
- [3] J.-S. Lee, S. Yoo, and K.-B. Lee, "Novel discontinuous PWM method of a three-level inverter for neutral-point voltage ripple reduction," *IEEE Trans. Ind. Electron.*, vol. 63, no. 6, pp. 3344–3354, Jun. 2016.
- [4] J.-S. Lee, K.-B. Lee, and Y. Ko, "An improved phase-shifted PWM method for a three-phase cascaded H-bridge multi-level inverter," in *Proc. IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 2100–2105, Oct. 2017.
- [5] S.-M. Kim, E.-J. Lee, J.-S. Lee, and K.-B. Lee, "An improved phase-shifted DPWM method for reducing switching loss and thermal balancing in cascaded H-bridge multilevel inverter," *IEEE Access*, vol. 8, pp. 187072–187083, Oct. 2020.
- [6] Y. Ko, M. Andresen, G. Buticchi, and M. Liserre, "Thermally compensated discontinuous modulation strategy for cascaded H-bridge converters," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2704–2713, Mar. 2018.

- [7] A. Marquez Alcaide, V. G. Monopoli, A. Tcai, J. I. Leon, G. Buticchi, S. Vazquez, M. Liserre, and L. G. Franquelo, "Discontinuous-PWM method for multilevel N-cell cascaded H-bridge converters," *IEEE Trans. Ind. Electron.*, vol. 68, no. 9, pp. 7996–8005, Aug. 2020.
- [8] M. M. Ertay and A. Zengin, "Analysis of the discontinuous PWM controlled D-STATCOM for reactive power compensation applications," *Tehnicki Vjesnik.*, vol. 21, no. 4, pp. 825–833, Aug. 2014.
- [9] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49–61, Jan. 1999.
- [10] O. Ojo, "The generalized discontinuous PWM scheme for three-phase voltage source inverters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 6, pp. 1280–1289, Dec. 2004.
- [11] S. Mukherjee, S. K. Giri, and S. Banerjee, "A flexible discontinuous modulation scheme with hybrid capacitor voltage balancing strategy for three-level NPC traction inverter," *IEEE Trans. Ind. Electron.*, vol. 66, no. 5, pp. 3333–3343, May 2019.
- [12] A. Choudhury, P. Pillay, and S. S. Williamson, "Discontinuous hybrid-pwm-based dc-link voltage balancing algorithm for a three-level neutral-point-clamped (NPC) traction inverter drive," *IEEE Trans. Ind. Appl.*, vol. 52, no. 4, pp. 3071–3082, Jul./Aug. 2016.
- [13] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [14] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [15] M. Toupchi Khosroshahi, "Crisscross cascade multilevel inverter with reduction in number of components," *IET Power Electron.*, vol. 7, no. 12, pp. 2914–2924, Dec. 2014.
- [16] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "Reduction of power electronic elements in multilevel converters using a new cascade structure," *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 256–269, Jan. 2015.
- [17] R. Darius, J. Pou, G. Konstantinou, S. Ceballos, R. Picas, and V. G. Agelidis, "A modified voltage balancing algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4119–4127, Aug. 2015.
- [18] Q. Liu, E. R. Rodriguez, G. G. Farivar, S. Ceballos, C. D. Townsend, R. Leyva, and J. Pou, "Discontinuous modulation of a cascaded H-bridge low-capacitance StatCom," *IEEE Trans. Power Electron.*, vol. 37, no. 3, pp. 2790–2800, Mar. 2022.
- [19] Q. Liu, E. R. Rodriguez, G. G. Farivar, J. Pou, R. Leyva, and C. D. Townsend, "Discretized discontinuous modulation strategy for cascaded H-bridge StatCom," *IEEE Trans. Ind. Electron.*, vol. 70, no. 7, pp. 7235–7245, Jul. 2023.
- [20] Q. Liu, E. R. Rodriguez, G. G. Farivar, J. Pou, C. D. Townsend, and R. Leyva, "Decoupled discontinuous modulation for cascaded h-bridge statcom with star configuration," in *Proc. Annual Conference of the IEEE Industrial Electronics Society (IECON)*, pp. 1–6, Oct. 2022.
- [21] T. Isobe, L. Zhang, H. Tadano, J. A. Suul, and M. Molinas, "Control of DC-capacitor peak voltage in reduced capacitance single-phase STATCOM," in *Proc. IEEE 17th Workshop on Control and Modeling for Power Electron. (COMPEL)*, pp. 1–8, Jun. 2016.
- [22] G. Farivar, C. D. Townsend, B. Hredzak, J. Pou, and V. G. Agelidis, "Low-capacitance cascaded H-bridge multilevel StatCom," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 1744–1754, Mar. 2017.
- [23] G. Farivar, B. Hredzak, and V. G. Agelidis, "Decoupled control system for cascaded H-bridge multilevel converter based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 322–331, Jan. 2016.
- [24] D. Lu, J. Zhu, J. Wang, J. Yao, S. Wang, and H. Hu, "A simple zero-sequence-voltage-based cluster voltage balancing control and the negative sequence current compensation region identification for star-connected cascaded H-bridge STATCOM," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8376–8387, Oct. 2018.
- [25] P. Rodriguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, "Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 127–138, Jan. 2011.
- [26] K. Janiszowski, "A modification and the Tustin approximation," *IEEE Trans. Automat. Contr.*, vol. 38, no. 8, pp. 1313–1316, Aug. 1993.
- [27] Q. Liu, E. Rodriguez, G. G. Farivar, C. D. Townsend, J. Pou, and R. Leyva, "Optimal decoupled discontinuous modulation for StatComs based on the cascaded H-bridge converter," *IEEE Trans. Ind. Electron., Early Access*, pp. 1–10, Mar. 2023.
- [28] MathWorks, "tic function." MATLAB Documentation. <https://www.mathworks.com/help/matlab/ref/tic.html> (accessed Apr. 24, 2023).



Qingxiang Liu (S'20) received the B.Sc. degree in electrical engineering from Wuhan University, Wuhan, China, in 2018, and the M.Sc. degree in power engineering from the Nanyang Technological University, Singapore, Singapore in 2019. He is currently working toward the Ph.D. degree at the Energy Research Institute@NTU, Interdisciplinary Graduate Programme, Nanyang Technological University, Singapore, Singapore.

His research interests include modulation and control of power converters, multilevel converters,

FACTS devices.

He was awarded the Professional Engineers Board Gold Medal in Singapore in 2019.



Ezequiel Rodriguez (S'18-M'22) was born in Tarragona, Spain, in 1994. He received the bachelor's degree in electrical engineering and the master's degree in engineering and technology of electronic systems (topping the 2012 and 2016 graduating cohorts as valedictorian) from Universitat Rovira i Virgili, Catalonia, Spain, in 2016 and 2017, respectively, and the Ph.D. degree in electrical engineering from Nanyang Technological University (NTU), Singapore, in 2022. He is currently working as a Postdoctoral Research Fellow with the Energy Research Institute at NTU (ERI@N), and he is the co-director of the Power Electronics and Applications Research Lab at NTU (PEARL@NTU).

His research interests include modeling and the control of power electronic converters, with an emphasis on modular multilevel cascade converters for energy storage and FACTS applications.

Dr. Ezequiel was the recipient of the 2022 Best Thesis Award from NTU.



Glen G. Farivar (S'13–M'17–SM'20) received the B.Sc. degree in electrical engineering from the Nooshirvani Institute of Technology, Babol, Iran, in 2008, the M.Sc. degree in power electronics from the University of Tehran, Tehran, Iran in 2011, and PhD in electrical engineering from the University of NSW Australia, Sydney, Australia in 2016.

He is currently working as a lecturer at the University of Melbourne. He is a co-founder of SciLeap, which aims to promote research integrity, accessibility and openness.

His research interests include renewable energy systems, high power convertors, energy storage, FACTS, and electric vehicles.



Christopher D. Townsend (S'09–M'13) received the B.E. (2009) and Ph.D. (2013) degrees in electrical engineering from the University of Newcastle, Australia.

Subsequently he spent three years working at ABB Corporate Research, Sweden working on next-generation high-power converter technologies. Since then he has held various post-doctoral research positions including at the University of New South Wales, Australia, the University of Newcastle, Australia and Nanyang Technological University, Singapore. In 2019, he joined the Department of Electrical, Electronic and Computer Engineering at the University of Western Australia as a Senior Lecturer. He has authored more than 60 published technical papers and has been involved in several industrial projects and educational programs in the field of power electronics. His research interests include topologies and modulation strategies for multilevel converters applied in power systems, renewable energy integration and electric vehicle applications.

Dr. Townsend is a member of the IEEE Power Electronics and Industrial Electronics societies.



Jose Rodriguez (M'81–SM'94–F'10–LF'20) received the Engineer degree in electrical engineering from the Universidad Tecnica Federico Santa Maria, in Valparaiso, Chile, in 1977 and the Dr.-Ing. degree in electrical engineering from the University of Erlangen, Erlangen, Germany, in 1985.

He has been with the Department of Electronics Engineering, Universidad Tecnica Federico Santa Maria, since 1977, where he was full Professor and President. Since 2015 to 2019 he was the President of Universidad Andres Bello in Santiago, Chile. Since 2022 he is President of Universidad San Sebastian in Santiago, Chile. He has coauthored two books, several book chapters and more than 700 journal and conference papers. His main research interests include multilevel inverters, new converter topologies, control of power converters, and adjustable-speed drives. He has received a number of best paper awards from journals of the IEEE.

Dr. Rodriguez is member of the Chilean Academy of Engineering. In 2014 he received the National Award of Applied Sciences and Technology from the government of Chile. In 2015 he received the Eugene Mittelmann Award from the Industrial Electronics Society of the IEEE. In years 2014 to 2022 he has been included in the list of Highly Cited Researchers published by Web of Science.



Ramon Leyva (M'01–SM'20) received the M.Sc. and Ph.D. degrees in Telecommunication Engineering from Universitat Politècnica de Catalunya, Barcelona, Spain, in 1992 and 2000, respectively.

He became a Visiting Professor with LAAS-CNRS, Toulouse, France (2002–2003, 2009, 2010) and with the COPEC-University of Colorado at Boulder, USA, (2012). He is currently an Associate Professor with the Departament d'Enginyeria en Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, Tarragona, Spain. He has coauthored more than 100 scientific publications, two books and one patent, and has been involved more than 20 R&D projects. His research interests include nonlinear and robust control of power converters and renewable energy.

Dr. Leyva serves as reviewer for several IEEE and IET scientific publications.

Josep Pou (Fellow, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Technical University of Catalonia (UPC)-Barcelona Tech, in 1989, 1996, and 2002, respectively.



In 1990, he joined the faculty of UPC as an Assistant Professor, where he became an Associate Professor in 1993. From February 2013 to August 2016, he was a Professor with the University of New South Wales (UNSW), Sydney, Australia. He is currently a Professor with the Nanyang Technological University (NTU), Singapore, where he is

Cluster Director of Power Electronics at the Energy Research Institute at NTU (ERI@N) and co-Director of the Rolls-Royce at NTU Corporate Lab. From February 2001 to January 2002, and February 2005 to January 2006, he was a Researcher at the Center for Power Electronics Systems, Virginia Tech, Blacksburg. From January 2012 to January 2013, he was a Visiting Professor at the Australian Energy Research Institute, UNSW, Sydney. He has authored more than 430 published technical papers and has been involved in several industrial projects and educational programs in the fields of power electronics and systems. His research interests include modulation and control of power converters, multilevel converters, renewable energy, energy storage, power quality, HVdc transmission systems, and more-electrical aircraft and vessels.

He is Associate Editor of the *IEEE Journal of Emerging and Selected Topics in Power Electronics*. He was co-Editor-in-Chief and Associate Editor of the *IEEE Transactions on Industrial Electronics*. He received the 2018 IEEE Bimal Bose Award for Industrial Electronics Applications in Energy Systems.