Compact I-V model for back-gated and double-gated TMD FETs

Identifier:  imarina:9449421

Handle: https://hdl.handle.net/20.500.11797/imarina9449421

Authors:  Mounir, A; Iñiguez, B; Lime, F; Kloes, A; Knobloch, T; Grasser, T

Abstract:
A physics-based analytical DC compact model for double and single gate TMD FETs is presented. The model is developed by calculating the charge density inside the 2D layer which is expressed in terms of the Lambert W function that recently has become the standard in SPICE simulators. The current is then calculated in terms of the charge densities at the drain and source ends of the channel. We validate our model against measurement data for different device structures. A superlinear current increase above certain gate voltage has been observed in some MoS2 FET devices, where we present a new mobility model to account for the observed phenomena. Despite the simplicity of the model, it shows very good agreement with the experimental data.